Check 220+ rules in real-time on your VHDL, Verilog/SystemVerilog and Tcl code. Review and investigate clock domain crossings (CDC), finite state machines (FSM), combinatorial loops and many more through reports, graphs and diagrams.
Our partner who provides a powerful extension to write VHDL code (code colorization, formatting, navigation, auto-completion, hierarchy and many more).