Check 380+ rules in real-time on your VHDL, Verilog/SystemVerilog and Tcl code. Review and investigate clock domain crossings (CDC), Reset domain crossings (RDC), finite state machines (FSM), combinatorial loops and many more through reports, graphs and diagrams.