HDL Checker is a language server that wraps VHDL/Verilg/SystemVerilog
compilers/tools that aims to reduce the boilerplate code needed to set things up.
It supports Language Server Protocol or a custom HTTP interface; can infer
library VHDL files likely belong to, besides working out mixed language
dependencies, compilation order, interpreting some compilers messages and
providing some (limited) static checks.