Better SystemVerilog Syntax for Visual Studio CodeThis is a fork on hankhsu1996's repository (a fantastic project) Please open issues on his repository LicenseThis project is licensed under the MIT License, meaning it’s free for personal and commercial use. For full details, see the LICENSE file. |